

MULTI-CHIP MEMORY DEVICES, MODULES AND CONTROL METHODS INCLUDING INDEPENDENT CONTROL OF MEMORY CHIPS

Related Application

This application claims the benefit of Korean Patent Application No. 2001-1019, filed January 8, 2001, the disclosure of which is hereby incorporated herein by reference in its entirety as if set forth fully herein.

Field of the Invention

The present invention relates to memory devices, and more particularly to multi-chip memory devices that include at least two chips in one package, memory modules including the multi-chip memory devices, and control methods for the multi-chip memory devices and memory modules.

Background of the Invention

Integrated circuit memory chips are widely used in consumer and commercial applications. In these applications, it may be desirable to increase the amount of memory that can be packaged in a given area or volume. Accordingly, multi-chip memory devices have been used, wherein at least two integrated circuit memory chips are encapsulated in a common package that includes a plurality of external terminals. It is also known to mount a plurality of multi-chip memory devices on first and second opposing surfaces of a memory module substrate, to provide a memory module.

For example, a 144-pin/200-pin memory module mounted on a main board of a notebook computer can include a small outline dual in-line memory module (SODIMM) having a width of 1.25 inches, a height of 2.66 inches and a thickness of 0.15 inches and a micro-dual in-line memory module (μ -DIMM) having a width of 1.18 inches, a height of 1.5 inches and a thickness of 0.15 inches. The size of the memory module is determined in accordance with the joint electronic devices engineering council (JEDEC) standard. On such a memory module, up to four

synchronous dynamic random access memory (SDRAM) of a 54-pin thin small outline package (TSOP) type can be mounted on both its front surface and its rear surface, respectively.

5 Figs. 1A and 1B are plan views illustrating, respectively, configurations of a front surface and a rear surface of a conventional 144-pin/200-pin memory module. As shown in Figs. 1A and 1B, the front surface **10** of the module includes four memory devices **12-1** to **12-4**, and the rear surface **20** also includes four memory devices **22-1** to **22-4**. On both the front and rear surfaces **10** and **20** of the memory module, signal lines are arranged to connect the memory devices **12-1** to **12-4** and **22-1** to **22-4** with connecting pins **14-1**, **14-2**, **24-1**, and **24-2**. The connecting pins **14-1** and **14-2** of the front surface **10** and the connecting pins **24-1** and **24-2** of the rear surface **20** are connected with signal lines of a main board or motherboard through slots of the main board. A pin configuration of the memory module includes 12 input pins, 2 bank selecting signal pins, 64 data input/output pins, one row address strobe pin, one column address strobe pin, one write enable signal pin, 8 data input/output mask pins, and a predetermined number of no-connection pins.

Fig. 2 is a cross-sectional view of an SDRAM of the TSOP type for mounting on the module shown in Fig. 1. As shown in Fig. 2, the memory device includes an encapsulating package **30**, a chip **32**, lead frames **34-1** and **34-2**, pads **36-1** and **36-2**, insulating materials **38-1** and **38-2**, and bonding wires **40-1** and **40-2**. The chip **32** and the lead frames **34-1** and **34-2** are respectively insulated by the insulating materials **38-1** and **38-2**, and the lead frames **34-1** and **34-2** and the pads **36-1** and **36-2** are respectively connected with each other via the bonding wires **40-1** and **40-2**. The lead frames **34-1** and **34-2** are used as signal input/output pins.

25 Fig. 3 is a plan view illustrating a pin configuration of an SDRAM of the 54-pin TSOP type. Pin numbers **1**, **14** and **27** denote a power supply (VDD) pin. Pin numbers **28**, **41** and **54** denote a power supply ground pin. Pin numbers **3**, **9**, **43** and **49** denote data output power pins. Pin numbers **6**, **12**, **46** and **52** denote data output power ground pins. Pin number **16** denotes a write enable signal (WEB) applying pin. Pin number **17** denotes a column address strobe signal (CASB) applying pin. Pin number **18** denotes a row address strobe signal (CASB) applying pin. Pin number **19** denotes a chip select signal (CSB) applying pin. Pin numbers **20** and **21** denote bank select address (BA0, BA1) applying pins. Pin numbers **22** to **26** and **29** to **36** denote address (A0 to A12) applying pins. Pin number **37** denotes a clock enable signal

(CKE) applying pin. Pin number **38** denotes a system clock signal (CLK) applying pin. Pin numbers **15** and **39** denote data input/output mask signal (LDQM, UDQM) applying pins. Pin numbers **2, 4, 5, 7, 8, 10, 11, 13, 42, 44, 45, 47, 48, 50, 51** and **53** denote data chip/output signal (DQ0 to DQ15) pins. Pin number **40** denotes a no-connection pin.

A chip select signal (CSB) applied to the chip select signal (CSB) applying pin enables inputting of signals inputted to all the pins described above except the system clock signal (CLK) applying pin, the clock enable signal (CKE) applying pin and the data input/output mask signal (LDQM, UDQM) applying pins, so that an operation of the memory device is enabled. The system clock signal (CLK) applying pin is a pin for inputting the clock signal applied from a controller of the main board. Particularly, the clock enable signal (CKE) applying pin may be used as a control signal applying pin for a power-down mode of the notebook computer.

Fig. 4 is a plan view illustrating the memory devices mounted on the memory module of Fig. 1 and control signal lines. The memory module of Fig. 4 is 256M byte memory module on which eight memory devices **12-1** to **12-4** and **22-1** to **22-4** of 16M × 16 bits are mounted. In Figs. 1 and 4, like reference numerals denote like parts.

The memory devices **12-1** to **12-4** arranged in a dotted line portion **10'** are the memory devices mounted on the front surface **10** of the memory module. An operation of the memory devices **12-1** to **12-4** is enabled in response to the chip select signal (CSB0), and the system clock signal (CLK0) is enabled in response to the clock enable signal (CKE0), so that data is input or output in response to the system clock signal (CLK0). Data of 16 bits is input into or output from each of the memory devices **12-1** to **12-4**, and therefore the total data input into or output from the memory devices **12-1** to **12-4** is 64 bits.

The memory devices **22-1** to **22-4** arranged in a dotted line portion **20'** are the memory devices mounted on the rear surface **20** of the memory module. An operation of the memory devices **22-1** to **22-4** is enabled in response to the chip select signal (CSB1), and the system clock signal (CLK1) is enabled in response to the clock enable signal (CKE1), so that data is input or output in response to the system clock signal (CLK1). Data of 16 bits is input into or output from each of the memory

devices **22-1** to **22-4**, and therefore the total data input into or output from the memory devices **22-1** to **22-4** is 64 bits.

Other signal lines, which are not shown in Fig. 4, are connected to each other via common signal lines. That is, as shown in Fig. 4, in the 256M byte memory module, four memory devices of 16M × 16 bits are respectively mounted on both its front surface **10** and its rear surface **20**. The four memory devices arranged on the front surface **10** and the four memory devices arranged on rear surface **20** can be operated independent from each other in order to input/output data of 64 bits into/from the 256M byte memory module. As shown in Fig. 4, in case the four memory devices mounted on the front and rear surfaces **10** and **20** are separately operated, in order to increase a capacity of the memory module, it may be desirable to increase the capacity of the memory devices. For example, in order to configure a 512M byte memory module, four memory devices of 16M × 16 bits may respectively be mounted on both the front and rear surfaces of the memory module. However, these high capacity memory modules may be difficult to manufacture. Also, when the memory devices are operated as shown in Fig. 4, it may be difficult to configure a memory module having a large capacity using the memory devices having a small capacity.

In efforts to overcome these and/or other potential problems, four memory devices, which are configured such that two TSOP packages of 32M×8 bits are stacked, are mounted on both the front surface **10** and the rear surfaces **20**, so that the memory module may have a capacity of 512M byte. However, since the memory module is configured in such a way that two packages are stacked, the memory device may become too thick.

In efforts to overcome these and/or other potential problems, a memory module that packages two chips into one package has been introduced. Fig. 5 is a cross-sectional view of a multi-chip memory device wherein two chips are encapsulated into one package. As shown in Fig. 5, the multi-chip memory device includes upper and lower chips **52-1** and **52-2** disposed to be opposite to each other and a common package **50** that encapsulates the upper and lower chips **52-1** and **52-2**. The upper chip **52-1** includes first and second lead frames **54-1** and **54-2**, first and second insulating materials **56-1** and **56-2**, first and second pads **58-1** and **58-2**, and first and second bonding wires **60-1** and **60-2**. The lower chip **52-2** includes first and

second lead frames **54-3** and **54-4**, first and second insulating materials **56-3** and **56-4**, first and second pads **58-3** and **58-4**, and first and second bonding wires **60-3** and **60-4**.

In the multi-chip memory device of Fig. 5, the first lead frame **54-1** of the upper chip **52-1** and the first lead frame **54-2** of the lower chip **52-2** are connected to each other, and the second lead frame **54-2** of the upper chip **52-1** and the second lead frame **54-4** of the lower chip **52-2** are also connected to each other. The lead frames **54-1** to **54-4** are connected to a plurality of control signal applying pins of the upper and lower chips **52-1** and **52-2**, respectively. The lead frames connected to a plurality of data input/output pins of the chips **52-1** and **52-2** are not connected to each other and are configured independent of each other. In other words, all first and second lead frames of the chips **52-1** and **52-2** except the lead frames connected to the data input/output pins of the chips **52-1** and **52-2** of $32\text{M} \times 8$ bits are connected to each other, respectively. As a result, the multi-chip memory device has the same pin configuration as shown in Fig. 3. The first and second lead frames **54-1** and **54-2** of Fig. 5 are used as signal input/output pins.

Fig. 6 is a plan view illustrating a pin configuration of the SDRAM of a 54-pin TSOP type of $32\text{M} \times 8$ bits. In Fig. 6, pin numbers **4**, **7**, **10**, **15**, **40**, **42**, **45**, **48**, and **51** denote a no-connection (NC) pin. In case of a multi-chip memory device wherein the two chips **52-1** and **52-2** are not packed into one package, the no-connection lead frames of the chip **52-1** may be connected with the data input/output (DQ0 to DQ7) lead frames of the chip **52-2**. Therefore, the memory device can have the same pin configuration as shown in Fig. 3 and becomes an SDRAM of $32\text{M} \times 8\text{bits} \times 2$.

In the memory device of Fig. 5, the two chips **52-1** and **52-2** are simultaneously enabled in response to the chip select signal, and the system clock signal is enabled in response to the clock enable signal, so that data of 8 bits is input into or output from each of the two chips **52-1** and **52-2** in response to the system clock signal. However, since the two chips perform an input/output of data at the same time, excessive heat may be generated, whereby performance of the memory device may be reduced.

Fig. 7 is a plan view illustrating the memory devices of Fig. 5 mounted on the memory module of Fig. 1 and control signal lines on the main board. The memory module of Fig. 7 includes eight memory devices **12-1** to **12-4** and **22-1** to **22-4** of $32\text{M} \times 8\text{bits} \times 2$ and thus has a capacity of 512M bytes. In Figs. 1 and 7, like

reference numbers denote like parts.

The memory devices 12-1 to 12-4 arranged in a dotted line portion 10' are mounted on the front surface 10 of the memory module. Operation of the memory devices 12-3 and 12-4 is enabled in response to the chip select signal (CSB0), and the system clock signal (CLK0) is enabled in response to the clock enable signal (CKE0), so that data of 32 bits is input or output in response to the system clock signal (CLK0). Also, operation of the memory devices 12-1 and 12-2 is enabled in response to the chip select signal (CSB1), and the system clock signal (CLK1) is enabled in response to the clock enable signal (CKE1), so that data of 32 bits is input or output in response to the system clock signal (CLK1). That is, the memory devices 12-1 to 12-4 are enabled in response to the chip select signal (CSB0) and the clock enable signal (CKE0) and input or output data of 64 bits in response to the system clock signal (CLK0, CLK1).

The memory devices 22-1 to 22-4 arranged in a dotted line portion 20' are mounted on the rear surface 20 of the memory module. Operation of the memory devices 22-1 and 22-2 is enabled in response to the chip select signal (CSB1), and the system clock signal (CLK0) is enabled in response to the clock enable signal (CKE1), so that data of 32 bits is input or output in response to the system clock signal (CLK0). Also, operation of the memory devices 22-3 and 22-4 are enabled in response to the chip select signal (CSB1), and the system clock signal (CLK1) is enabled in response to the clock enable signal (CKE1), so that data of 32 bits input or output in response to the system clock signal (CLK1). That is, the memory devices 12-1 to 12-4 are enabled in response to the chip select signal (CSB1) and the clock enable signal (CKE1) and input or output data of 64 bits in response to the system clock signal (CLK0, CLK1).

However, as described above, conventional memory devices may have degraded performance due to heat that may be generated when the two chips perform an input/output of data at the same time.

Summary of the Invention

Embodiments of the present invention provide multi-chip memory devices that include at least two integrated circuit memory chips, each of which includes a plurality of corresponding address pads, data pads and control signal pads, and a common package that encapsulates the at least two integrated circuit memory chips,

and that includes a plurality of external terminals. An internal connection circuit in the common package is configured to connect at least one of the corresponding control signal pads of each of the integrated circuit memory chips to separate ones of the plurality of external terminals, to allow independent external control of each of the integrated circuit memory chips that are encapsulated in the common package. By allowing independent external control, the at least two integrated circuit memory chips may not be operated simultaneously. Accordingly, embodiments of the internal connection circuit in the common package can provide means for independently controlling each of the integrated circuit memory chips that are encapsulated in the common package, via at least one of the plurality of external terminals. Generation of heat in the multi-chip memory package therefore may be reduced.

In some embodiments, the at least two integrated circuit memory chips comprise at least two identical integrated circuit memory chips. In other embodiments, the at least one of the corresponding control circuit pads comprises a chip select signal pad, and the internal connection circuit in the common package is configured to connect the chip select signal pad of each of the integrated circuit memory chips to separate ones of the plurality of external terminals, to allow external chip selection of each of the integrated circuit memory chips that are encapsulated in the common package. In other embodiments, the at least one of the corresponding control circuit pads comprises a clock enable signal pad, and the internal connection circuit in the common package is configured to connect the clock enable signal pad of each of the integrated circuit memory chips to separate ones of the plurality of external terminals, to allow independent external clocking of each of the integrated circuit memory chips that are encapsulated in the common package. In yet other embodiments, the internal connection circuit is further configured to connect the corresponding data pads of each of the integrated circuit memory chips in common to a plurality of corresponding external terminals. In still other embodiments, the internal connection circuit is configured to connect the corresponding data pads of the integrated circuit memory chips to separate ones of the external terminals.

Multi-chip memory devices, according to any of the embodiments that were described above, may be combined to form memory modules according to embodiments of the invention. The memory modules include a memory module substrate having first and second opposing surfaces. At least one multi-chip memory device, as described above, is provided on the first surface and on the second surface.

0992062-080101

In some embodiments of memory modules, the memory module substrate further comprises an external connection circuit that is configured to simultaneously enable only one of the at least two integrated circuit chips in each of the at least one multi-chip memory device on the first surface and on the second surface. In other
5 embodiments, the external connection circuit is further configured to simultaneously enable only a corresponding one of the at least two integrated circuit chips in each of the at least one multi-chip memory device on the first surface and on the second surface. In yet other embodiments, the external connection circuit is further configured to simultaneously enable only a first of the at least two integrated circuit
10 chips in each of at least one multi-chip memory device on the first surface, and to simultaneously enable only a second of the at least two integrated circuit chips in each of the at least one multi-chip memory device on the second surface. In still other embodiments, the external connection circuit is further configured to simultaneously enable only a first of the at least two integrated circuit chips in each of the at least one
15 multi-chip memory devices on a first portion of the first surface and on a corresponding first portion of the second surface, and to simultaneously enable only a second of the at least two integrated circuit chips in each of the at least multi-chip memory devices on a second portion of the first surface and on a corresponding second portion of the second surface.

20 In other embodiments, the external connection circuit further comprises a first external system clock circuit that is configured to provide a first external system clock to the at least two integrated circuit memory chips in each of the at least one multi-chip memory device on the first surface and to provide a second external system clock signal to the at least two integrated circuit memory chips in each of the at least one
25 multi-chip memory devices on the second surface. In yet other embodiments, the external connection circuit further comprises a first external system clock circuit that is configured to provide a first external system clock signal to the at least two integrated circuit memory chips in each of the at least one multi-chip memory devices on a first portion of the first surface and on a corresponding first portion of the second
30 surface, and to provide a second external system clock signal to the at least two integrated circuit memory chips in each of the at least one multi-chip memory devices on a second portion of the first surface and on a corresponding second portion of the second surface.

According to method embodiments of the present invention, a multi-chip module device that comprises at least two integrated circuit memory chips and a common package that encapsulates the at least two integrated circuit memory chips and that includes a plurality of external terminals, is controlled by independently
5 controlling each of the integrated circuit memory chips that are encapsulated in the common package, from external of the common package. Independent control may be provided, according to embodiments of the present invention, by independently selecting each of the integrated circuit memory chips that are encapsulated in the common package and/or by independently enabling a clock signal for each of the
10 integrated circuit memory chips that are encapsulated in the common package.

According to other method embodiments, a memory module that includes a memory module substrate and at least one multi-chip memory device on the first surface and on the second surface thereof, is controlled by simultaneously enabling
15 only one of the at least two integrated circuit memory chips in each of the at least one multi-chip memory devices on the first surface and on the second surface.

Brief Description of the Drawings

Figs. 1A and 1B are plan views illustrating, respectively, configurations of a front surface and a rear surface of a conventional 144-pin/200-pin memory module;

20 Fig. 2 is a cross-sectional view of an SDRAM of a TSOP type;

Fig. 3 is a plan view illustrating a pin configuration of the SDRAM of the 54-pin TSOP type;

Fig. 4 is a plan view illustrating the memory devices mounted on the memory module of Figs. 1A and 1B;

25 Fig. 5 is a cross-sectional view of a memory device wherein two chips are packed into one package;

Fig. 6 is a plan view illustrating a pin configuration of a SDRAM of a 54-pin TSOP type of 32M×8 bits;

30 Fig. 7 is a plan view illustrating the memory devices of Fig. 5 mounted on the memory module of Fig. 1;

Fig. 8 is a plan view illustrating a pin configuration of multi-chip memory devices according to embodiments of the present invention;

Fig. 9 is a plan view illustrating multi-chip memory devices according to embodiments of the present invention mounted on a memory module according to

embodiments of the present invention; and

Fig. 10 is a plan view illustrating multi-chip memory devices according to embodiments of the present invention mounted on a memory module according to other embodiments of the present invention.

5

Detailed Description of Preferred Embodiments

The present invention now will be described more fully hereinafter with reference to the accompanying drawings, in which embodiments of the invention are shown. This invention may, however, be embodied in many different forms and should not be construed as limited to the embodiments set forth herein. Rather, these

10 embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. Like numbers refer to like elements throughout. It will be understood that when an element such as a layer, region or substrate is referred to as being "on" another element, it can be

15 directly on the other element or intervening elements may also be present. In contrast, when an element is referred to as being "directly on" another element, there are no intervening elements present. It will also be understood that when an element is referred to as being "connected" or "coupled" to another element, it can be directly connected or coupled to the other element or intervening elements may be present. In

20 contrast, when an element is referred to as being "directly connected" or "directly coupled" to another element, there are no intervening elements present.

Fig. 8 is a plan view illustrating a pin configuration of multi-chip memory devices according to embodiments of the present invention. Pin number 15 denotes a chip select signal (CSB1) applying pin. Pin number 40 denotes a clock enable signal (CKE1). Pin number 19 denotes a chip select signal (CSB0) applying pin. Pin

25 number 37 denotes clock enable signal (CKE0) applying pin. The other pin configurations are similar to that of Fig. 6.

In conventional multi-chip memory devices, the chip select signal applying lead frames and the clock enable signal applying lead frames of the two chips are

30 connected to each other. However, in the multi-chip memory device of Fig. 8, the chip select signal applying lead frames and/or the clock enable signal applying lead frames of the two chips are not connected to each other but are configured independent of each other. Thus, the lead frames provide an embodiment of an internal connection circuit in the common package that is configured to connect at

least one of the corresponding control signal pads of each of the integrated circuit memory chips to separate ones of the plurality of external terminals, to allow independent external control of each of the integrated circuit memory chips that are encapsulated in the common package. Other embodiments of lead frames and/or other internal connection circuits may be provided.

Also, in conventional memory devices, eight data input/output lead frames of the two chips are not connected with each other but are configured independent of each other. However, in the pin configuration of embodiments of the multi-chip memory device of Fig. 8, eight data input/output lead frames of the two chips are connected with each other. Therefore, an operation of memory devices of Fig. 8 is enabled in response to the chip select signal (CSB0), and the system clock signal (CLK) is enabled in response to the clock enable signal (CKE0), so that data is input into or output from only one of the two chips. Also, an operation of the memory devices is enabled in response to the chip select signal (CSB1), and the system clock signal (CLK) is enabled in response to the clock enable signal (CKE1), so that data is input into or output from the other of the two chips. Thus, in embodiments of multi-chip memory devices of Fig. 8, the two chips in the package can be operated in response to different control signals from each other.

In the embodiments of Fig. 8, data input/output lead frames of the two chips are internally connected with each other and data input/output pins (DQ0 to DQ7) of 8 bits are externally configured. However, since the memory device of Fig. 8 has no-connection (NC) pins, the no-connection pins of Fig. 8 may be connected with the data input/output pads of the other chip to externally configure the data input/output pins (DQ0 to DQ15) of 16 bits. Also, when the memory device does not need to be operated as a low power, the clock enable signal (CKE0, CKE1) applying pins may be connected to each other.

Fig. 9 is a plan view illustrating multi-chip memory devices according to embodiments of the present invention mounted on a memory module substrate according to embodiments of the present invention. The memory module has eight multi-chip memory devices of $32\text{M} \times 8\text{bits} \times 2$ and thus has a capacity of 512M byte. In Figs. 1 and 9, like reference numerals denote like parts.

The memory devices **12-1** to **12-4** arranged in a dotted line portion **10'** are mounted on the front surface **10** of the memory module substrate. An operation of

one chip of each memory devices **12-1** to **12-4** is enabled in response to the chip select signal (CSB0), and the system clock signal (CLK0) is enabled in response to the clock enable signal (CKE0), so that data of 8 bits is input or output in response to the system clock signal (CLK0). Also, an operation of the other chip of each memory devices **12-1** to **12-4** is enabled in response to the chip select signal (CSB1), and the system clock signal (CLK1) is enabled in response to the clock enable signal (CKE1), so that data of 8 bits is input or output in response to the system clock signal (CLK1).

The memory devices **22-1** to **22-4** arranged in a dotted line portion **20'** are mounted on the rear surface **20** of the memory module substrate. An operation of only one chip of each memory devices **22-1** to **22-4** is enabled in response to the chip select signal (CSB0), and the system clock signal (CLK0) is enabled in response to the clock enable signal (CKE0), so that data of 8 bits are input or output in response to the system clock signal (CLK0). Also, an operation of the other chip of each memory devices **22-1** to **22-4** is enabled in response to the chip select signal (CSB1), and the system clock signal (CLK1) is enabled in response to the clock enable signal (CKE1), so that data of 8 bits are input or output in response to the system clock signal (CLK1).

In other words, the upper (or lower) chips of the memory devices **12-1** to **12-4** and **22-1** to **22-4** are simultaneously operated by the chip select signal (CSB0) and the clock enable signal (CKE0), and the lower (or upper) chips of the memory devices **12-1** to **12-4** and **22-1** to **22-4** are simultaneously operated by the chip select signal (CSB1) and the clock enable signal (CKE1). Therefore, data of 8 bits is input into or output from each of the memory devices **12-1** to **12-4** and **22-1** to **22-4**, and thus data of total 64 bits is input into or output from the memory module.

In embodiments of Fig. 9, the upper chips and the lower chips of the memory devices **12-1** to **12-4** and **22-1** to **22-4** are not operated simultaneously. Since the upper chips and the lower chips of the front and rear surfaces are alternately operated, the heat generated may be reduced compared to when the upper and lower chips are operated simultaneously.

Fig. 10 is a plan view illustrating multi-chip memory devices according to embodiments of the present invention mounted on a memory module substrate according to other embodiments of the present invention. In the memory module of Fig. 10, the system clock signal (CLK0) is applied to the memory devices **12-1** and **12-2** arranged in the dotted line portion **10'** and the memory devices **22-1** and **22-2**

arranged in the dotted line portion 20', and the system clock signal (CLK1) is applied to the memory devices 12-3 and 12-4 arranged in the dotted line portion 10' and the memory devices 22-3 and 22-4 arranged in the dotted line portion 20'. Therefore, since the system clock signals (CLK0, CLK1) are divided and applied to some of the memory devices on the front surface and some of the memory devices on the rear surface, the load of the system clock signal line may be reduced, which can provide increased signal transmission speed. Also, since the upper and lower chips of the memory devices are not operated simultaneously, performance can be improved.

In the above embodiments, the multi-chip memory devices have at least two chips in the package. When a multi-chip memory device has three chips in the package, multi-chip memory devices according to embodiments of the invention may be configured in such a way that the chip select signal applying pins of the two chips and two clock enable signal applying pins are connected to each other, and the data input/output pins of the three chips are connected to each other. Alternatively, embodiments of multi-chip memory devices may be configured in such a way that three chip select signal applying pins of the three chips and three clock enable signal applying pins are externally configured, and the data input/output pins of three chips are connected to each other.

Similarly, in memory modules according to embodiments of the present invention in which each of a plurality of multi-chip memory devices including three chips are mounted, the memory modules may be configured in such a way that data is input into or output from one or more of the three chips of each of a plurality of the memory devices in response to two chip select signals and two clock enable signals, or in response to three chip select signals and three clock enable signals.

As described above, in multi-chip memory devices according to embodiments of the present invention, since the chips in the multi-chip memory devices are individually operated, heat may be reduced and, therefore, the performance of the memory devices may be improved. Also, in memory modules according to some embodiments of the present invention, since the chips in the memory device may be individually operated, heat may be reduced and, therefore, the performance of the memory modules may be improved. In addition, memory modules and control methods according to embodiments of the present invention can improve the reliability of module operation because chips in the memory device can be independently operated. Thus, overheating may be reduced or eliminated.

In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.

03920093-080101